PTO/SB/06A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
5 Passes & Trademin's Office: U.S. CEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection or instrumental interests it contains a vest ower contains.  Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheels as necessary)  Sheet 1 of 3	Application Number	Unknown 10/790,510		
	Filing Date	Even Date Herewith 3/01/2004		
	First Named Inventor	Forbes, Leonard		
	Group Art Unit	Unknown 2823		
	Examiner Name	Unknown W. DAVID COLON		
	Attorney Docket No: 303.689US2			

		US PA	TENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	. Filing Date If Appropriate
M	US-4,051,354	09/27/1977	Choate, W. C. 235 312		312	07/03/1975
0	US-4,454,524	06/12/1984	Spence, Wendell	357	23	03/06/1978
1	US-4,673,962	06/16/1987	Chatterjee, P. K., et al.	357	23.6	03/21/1985
	US-4,859,623	08/22/1989	Busta, H. H.	437	48	02/04/1988
	US-4,893,170	01/09/1990	Tokuda, Takeshi , et al.	.357	71	04/11/1984
	US-4,962,327	10/01/1990	Iwazaki,	365	230.06	
	US-5,126,596	06/30/1992	Millman, Steven D.	307	451	03/18/1991
	US-5,149,664	09/22/1992	Shin, Y., et al.			
	US-5,157,471	10/20/1992	Kojima, M., et al.			
	US-5,250,835	10/05/1993	Izawa, M.	257	408	12/20/1991
	US-5,315,151	05/24/1994	Hsieh, Chang-Ming, et al.	257	592	02/22/1993
	US-5,327,380	07/05/1994	Kersh III, D. V., et al.	365	195	02/08/1991
	US-5,386,132	01/01/1995	Wong,	257	316	
	US-5,446,304	08/29/1995	Sameshima, T., et al.	257	365	09/29/1994
	US-5,583,360	10/01/1996	Ruth, , et al.	257	316	
	US-5,658,808	08/19/1997	Lin, K.	438	155	08/14/1996
	US-5,661,055	08/26/1997	Hsu, J. J., et al.	438	259	06/07/1995
	US-5,759,920	06/02/1998	Burns, Jr., Stuart M., et al.	438	696	11/15/1996
	US-5,837,573	11/17/1998	Guo, J. J.	438	238	09/10/1997
	US-5,847,425	12/01/1998	Yuan, , et al.	257	315	
	US-5,898,322	04/27/1999	Kubota, Yasushi , et al.	326	113	09/07/1995
<b> </b>	US-5,910,912	06/08/1999	Hsu, Louis L., et al.	365	185.01	10/30/1992
	US-5,991,225	11/23/1999	Forbes, Leonard, et al.	365	230.06	02/27/1998
	US-6,177,811	01/23/2001	Fuse, T., et al.	326	119	07/06/1999
	US-6,219,299	04/17/2001	Forbes, Leonard, et al.	365	230.06	12/31/2000
<del>                                     </del>	US-6,373,291	04/16/2002	Hamada, M., et al.	326	113	09/25/2000
16X	US-6,448,615	09/10/2002	Forbes, Leonard, et al.	257	369	02/26/1998

EXAMINER

DATE CONSIDERED

O 23 2005

Substitute Disclosure Statument Form (PTO-1449)

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with hext communication to applicant. Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here II English language Translation is stracted.

PTO/SD/064 (10-01)
Approved for use through 10/21/2002, 0AB 651-0031
US Patent & Tredement Office: U.S. DEPARTMENT OF COMMERCE
a collection of information unitiess at contains a valid OABB central informa-

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a considering incompation directs a contains a value owns contain currous  Complete if Known		
	Application Number	Unknown 10/790,570	
	Filing Date	Even Date Herewith 3/01/2009	
	First Named Inventor	Forbes, Leonard	
	Group Art Unit	Unknown 2823	
	Examiner Name	Unknown W. DAVID COLEMAN	
Sheet 2 of 3	Attorney Docket No: 303.689US2		

	FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
400	EP-0444712	09/04/1991	Tanaka, K., et al.	H01L	29/784	
	EP-649174	04/19/1995	Nakazato, Kazuo	H01L	29/423	
	JP-5160411	06/25/1993	Masanori, Iwahashi	H01L	29/788	
600	WO-86/05935A1	10/09/1986	Dimyan, M. Y., et al.	H03K	19/096	

	OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ²		
		"Frequently-Asked Questions (FAQ) About Programmable Logic", OptiMagic,			
e		Inc., http://www.optimagic.com/faq.html,(1997),pp. 1-18			
		BERNSTEIN, K., et al., "High-Speed Design Styles Leverage IBM Technology			
		Prowess", MicroNews, 4(3), (1998),pp. 1-7			
		CHEN, W., et al., "Very uniform and high aspect ratio anisotrophy SIO2 etching			
1 1		process in magnetic neutral loop discharge plasma", J. Vac. Sci. Technol. A,			
		17(5), (1999),pp. 2546-2550			
		CHENG, K., et al., "A 1.2V CMOS Multiplier Using Low-Power Current-Sensing			
		Complementary Pass-Transistor Logic", Proc. Third Int. Conf. on Electrics,			
		Circuits and Systems, (1996),pp. 1037-1040			
		DIPERT, BRIAN, "Flash Memory Goes Mainstream", IEEE Spectrum, 30(10),			
		(October 1993),48-52			
		FUSE, T., et al., "A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias			
		Controlled SOI Pass-Gate Logic", 1997 IEEE International Solid-State Circuits			
		Conference, Digest of Technical Papers, (1997),286-287			
		GLASSER, L A., The Design and Analysis of VLSI Circuits, Addison-Wesley			
L		Publishing Company,(1985),pp. 16-21			
1 1		HODGES, D. A., Analysis and Design of Digital Integrated Circuits, 2nd Edition,			
		McGraw-Hill Publishing. New York,(1988),pp. 354-357			
		HODGES, D. A., et al., Analysis and Design of Digital Integrated Circuits.			
		McGraw-Hill Book Company, 2nd Edition,(1988),394-396			
		JOHNSON, J., et al., "IBM's 0.5 micrometer Embedded Flash Memory			
(	ļ	Technology", MicroNews, 4(3),			
		http://www.chips.ibm.com/micronews/vol14_no3/flash.html,(1998),pp. 1-7			
		KAYED, S. I., et al., "CMOS Differential Pass-Transistor Logic (CMOS DPTL)			
1		Predischarge Buffer Design", Proceedings of the Thirteenth National Radio			
		Science Conference, Cairo, Egypt, (1996), pp. 527-235			
		LANDHEER, D., et al., "Formation of high-quality silicon dioxide films by			
		electron cyclotron resonance plasma oxidation and plasma-enhanced chemical			
	l	vapour deposition", Thin Solid Films, 293, (1997),pp. 52-62	1		

EXAMINER WILL: DATE CONSIDERED 6/23/2005

PTO/SB/084(10-01)
Approved for use through 10/31/2002, OAIS 651-0031
US Place 15 11 abous 10 ORE US 0, OPPARTMENT OF COMMERCE
ciden of Information unless is contains a waite OAIS central number

	Under the Poperwork Reduction Act of 1995, no persons are	required to respond to a collection of information unless if contains a valid ONE control number		
Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)  Sheet 3 of 3	Complete if Known			
	Application Number	Unknown 10/790,570		
	Filing Date	Even Date Herewith 3/01/2004		
	First Named Inventor	Forbes, Leonard		
	Group Art Unit	Unknown 2823		
	Examiner Name	Unknown W. DAVID COLEMAN		
	Attorney Docket No: 303.689US2			

	MOORE, WILL R., "A Review of Fault-Tolerant Techniques for the
(In)	Enhancement of Integrated Ccircuit Yield", Proceedings to the IEEE, 74(5), (May
	1986),684-698
	NOZAWA, R., et al., "Low temperature polycrystalline silicon film formation with
	and without charged species in an electron cyclotron resonance SiH4/H2
.]	plasma-enhanced chemical vapor deposition", J. Vac. Sci. Technol. A, 17(5),
	(1999),pp. 2542-2545
	OKLOBDZIJA, V. G., "Differential and pass-transistor CMOS logic for high
l i	performance systems", Microelectronics Journal, 29, (1998),pp. 679-688
	PATEL, P., et al., "Low temperature VUV enhanced growth of thin silicon
.	dioxide films", Applied Surface Science, 46, (1990),pp.352-356
	RABAEY, J. M., Digital Integrated Circuits - A Design Perspective, Prenctice
·	Hall,(1996),pp. 210-222
	RUEGER, N. R., et al., "Selective etching of SiO2 over polycrystalline silicon
	using CHF3 in an inductively coupled plasma", J. Vac. Sci. Technol. A, 17(5).
	(1999),pp. 2492-2502
	SHINDO, W. , et al., "Low-temperature large-grain poly-Si direct deposition by
	microwave plasma enhanced chemical vapor disposition using SiH4/Xe", J. Vac.
	Sci. Technol. A, 17(5), (1999),pp. 3134-3138
<del>   -  </del>	TRETZ, C., et al., "Performance Comparison of Differential Static CMOS Circuit
	Topologies in SOI Technology", Proceedings 1998 IEEE International SOI
	Conference, (1998),pp . 123-124
<del></del>	USAMI, K., et al., "Thin Si Oxide films for MIS tunnel emitter by hollow cathode
	enhanced plasma", <u>Thin Films</u> , 281-282, (1996),pp. 412-414
	VALLON, S., et al., "Polysilicon-germanium gate patterning studies in a high
	density plasma helicon source", J. Vac. Sci. Technol. A, 15(4), (1997),pp. 1874-
	1880
<b> </b>	YAMASHITA, S., et al., "Pass-Transistor/CMOS Collaborated Logic: The Best of
	Both Worlds", 1997 Symposium on VLSI Circuits Digest of Technical Papers.
	(1997),pp. 31-32
	YANO, K., et al., "Top-Down Pass-Transistor Logic Design", IEEE Journal of
	Solid-State Circuits, 31(6), (1996),pp. 792-803
	ZIMMERMANN, R., et al., "Low-Power Logic Styles: CMOS Versus Pass-
600	Transistor Logic", IEEE Journal of Solid-State Circuits, 32(7), (1997),pp. 1079-
	1090
L	1 1000

EXAMINER MILL-D-W DATE CONSIDERED 6/23/05